Login / Signup

Reducing Power Dissipation in SRAM during Test.

Luigi DililloPaul M. RosingerBashir M. Al-HashimiPatrick Girard
Published in: J. Low Power Electron. (2006)
Keyphrases
  • power reduction
  • power consumption
  • power dissipation
  • low power
  • cmos technology
  • energy efficiency
  • power saving
  • parallel processing
  • high speed
  • hardware and software
  • data transmission
  • design methodology