Methodology for extracting the characteristic capacitances of a power MOSFET transistor, using conventional on-wafer testing techniques.