Login / Signup
Fast modeling DRAM access latency based on the LLC memory stride distribution without detailed simulations.
Ming Ling
Xiaojing Shang
Kecheng Ji
Longxing Shi
Published in:
Microprocess. Microsystems (2019)
Keyphrases
</>
access latency
main memory
prefetching
multi dimensional
memory access
cache hit ratio
management system