Login / Signup
Formally enhanced runtime verification to ensure NoC functional correctness.
Ritesh Parikh
Valeria Bertacco
Published in:
MICRO (2011)
Keyphrases
</>
functional verification
multi processor
data sets
routing algorithm
neural network
functional analysis
real time
model checking
image segmentation
concurrent systems
network on chip