Login / Signup

Delay and peak power minimization for on-chip buses using temporal redundancy.

K. NajeebVishal GuptaV. KamakotiMadhu Mutyam
Published in: ACM Great Lakes Symposium on VLSI (2006)
Keyphrases