A novel hybrid SRAM/DRAM memory architecture for fast packet buffers.

Published in: ANCS (2009)

Keyphrases

embedded dram
dynamic random access memory
random access memory
memory subsystem
main memory
low voltage
design considerations
memory management
cmos technology
buffer size
memory hierarchy
packet switching
real time
memory space
power consumption
high density