Proposed Design of 1 KB Memory Array Structure for Cache Memories.

K. Gavaskar U. S. Ragupathy V. Malini

Published in: Wirel. Pers. Commun. (2019)

Keyphrases

memory hierarchy
main memory
knowledge base
design process
computing power
memory management
neural network
database systems
high speed
computer architecture
design considerations
programmable logic