Login / Signup

0.5-V operation variation-aware word-enhancing cache architecture using 7T/14T hybrid SRAM.

Yohei NakataShunsuke OkumuraHiroshi KawaguchiMasahiko Yoshimoto
Published in: ISLPED (2010)
Keyphrases