Corrections to "Unified Logical Effort - A Method for Delay Evaluation and Minimization in Logic Paths With RC Interconnect" [May 10 689-696].

Published in: IEEE Trans. Very Large Scale Integr. Syst. (2010)

Keyphrases