Login / Signup
Settling Time Optimization for Three-Stage CMOS Amplifier Topologies.
Andrea Pugliese
Francesco A. Amoroso
Gregorio Cappuccino
Giuseppe Cocorullo
Published in:
IEEE Trans. Circuits Syst. I Regul. Pap. (2009)
Keyphrases
</>
optimization algorithm
low cost
global optimization
image processing
learning stage
database
real time
case study
face recognition
high speed
optimal design