Simultaneous driver sizing and buffer insertion using a delay penalty estimation technique.
Charles J. AlpertChris C. N. ChuGopal GandhamMilos HrkicJiang HuChandramouli V. KashyapStephen T. QuayPublished in: IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. (2004)