Login / Signup
A Modified Approach to Test Plan Generation for Combinational Logic Blocks.
Anupam Basu
Dilip K. Banerji
Amit Basu
Thomas Charles Wilson
Jayanti C. Majithia
Published in:
VLSI Design (1996)
Keyphrases
</>
plan generation
plan recognition
planning problems
error recovery
temporal planning
artificial intelligence
mobile devices
management system