Login / Signup

A novel clock and data recovery scheme for 10Gbps source synchronous receiver in 65nm CMOS.

Ke HuangZiqiang WangXuqiang ZhengXuan MaKunzhi YuChun ZhangZhihua Wang
Published in: MWSCAS (2012)
Keyphrases