C
search
search
reviewers
reviewers
feeds
feeds
assignments
assignments
settings
logout
Generating Architecture-Level Abstractions from RTL Designs for Processors and Accelerators Part I: Determining Architectural State Variables.
Yu Zeng
Bo-Yuan Huang
Hongce Zhang
Aarti Gupta
Sharad Malik
Published in:
ICCAD (2021)
Keyphrases
</>
state variables
architectural design
software architecture
state space
dynamic systems
random variables
high level
parallel algorithm
dynamic bayesian networks
parallel architecture
causal graph
data mining
search space
operating system
hardware implementation
computing systems