Comparing bulk-Si FinFET and gate-all-around FETs for the 5 nm technology node.

Vinay Vashishtha Lawrence T. Clark

Published in: Microelectron. J. (2021)

Keyphrases

nm technology
power consumption
low power
power dissipation
high speed
low cost
directed graph
graph structure
neural network
tree structure
cmos technology