Login / Signup
Sub-500-ps 64-b ALUs in 0.18-μm SOI/bulk CMOS: design and scaling trends.
Sanu K. Mathew
Ram K. Krishnamurthy
Mark A. Anders
Rafael Rios
Kaizad R. Mistry
Krishnamurthy Soumyanath
Published in:
IEEE J. Solid State Circuits (2001)
Keyphrases
</>
circuit design
databases
neural network
artificial intelligence
image processing
computer aided
multi agent
expert systems
low cost