Formal Deadlock Verification for Click Circuits.
Freek VerbeekSebastiaan J. C. JoostenJulien SchmaltzPublished in: ASYNC (2013)
Keyphrases
- formal methods
- asynchronous circuits
- web search
- formal analysis
- search engine
- model checking
- high speed
- data sets
- logic synthesis
- formal model
- user behavior
- delay insensitive
- analog circuits
- temporal logic
- formal verification
- information retrieval systems
- knowledge representation
- search sessions
- formal models
- face verification
- keywords
- verification method
- electronic circuits
- formal specification
- quantum computing
- real time
- vlsi circuits
- functional verification
- vertical search