Login / Signup
Probabilistic maximum error modeling for unreliable logic circuits.
Karthikeyan Lingasubramanian
Sanjukta Bhanja
Published in:
ACM Great Lakes Symposium on VLSI (2007)
Keyphrases
</>
maximum error
logic circuits
low power
data sets
markov random field
functional decomposition