Statistical Model for Logic Errors in CMOS Digital Circuits for Reliability-Driven Design Flow.

Mohamed Abbas Makoto Ikeda Kunihiro Asada

Published in: DDECS (2006)

Keyphrases

digital circuits
statistical model
circuit design
statistical models
model based diagnosis
finite state machines
statistical distribution
data flow
high speed
low power