Login / Signup

Chip-level characterization and RTN-induced error mitigation beyond 20nm floating gate flash memory.

T. W. LinS. H. KuC. H. ChengC. W. LeeIjen HuangWen-Jer TsaiT. C. LuW. P. LuK. C. ChenTahui WangChih-Yuan Lu
Published in: IRPS (2018)
Keyphrases