• search
    search
  • reviewers
    reviewers
  • feeds
    feeds
  • assignments
    assignments
  • settings
  • logout

Performance Modeling and Directives Optimization for High-Level Synthesis on FPGA.

Jieru ZhaoLiang FengSharad SinhaWei ZhangYun LiangBingsheng He
Published in: IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. (2020)
Keyphrases