• search
    search
  • reviewers
    reviewers
  • feeds
    feeds
  • assignments
    assignments
  • settings
  • logout

A 2-GS/s 8-Bit ADC Featuring Virtual-Ground Sampling Interleaved Architecture in 28-nm CMOS.

X. Shawn WangXin JinJieqiong DuYilei LiYuan DuChien-Heng WongYen-Cheng KuanChi-Hang ChanMau-Chung Frank Chang
Published in: IEEE Trans. Circuits Syst. II Express Briefs (2018)
Keyphrases