Login / Signup
Design and comparative analysis of SRAM array using low leakage controlled transistor technique with improved delay.
K. Gavaskar
M. Sankara Narayanan
M. Sreenidhi Nachammal
K. Vignesh
Published in:
J. Ambient Intell. Humaniz. Comput. (2022)
Keyphrases
</>
comparative analysis
power dissipation
power consumption
low power
high speed
data sets
circuit design
integrated circuit
case study
knowledge based systems
user interface
engineering design
expert systems
genetic algorithm
real time
random access memory
leakage current