Dynamic clock synchronization scheme between voltage domains in multi-core architecture.

Jaehyun Kim Kiyoung Choi Sang-Heon Lee Soojung Ryu

Published in: VLSI-SoC (2016)

Keyphrases

multi core architecture
duty cycle
high speed
power system
chaotic systems
general purpose
resource management
energy efficient