Login / Signup
Sleep Transistor Sizing for Leakage Power Minimization Considering Charge Balancing.
De-Shiuan Chiou
Shih-Hsin Chen
Shih-Chieh Chang
Published in:
IEEE Trans. Very Large Scale Integr. Syst. (2009)
Keyphrases
</>
power losses
power consumption
high speed
power dissipation
low power
integrated circuit
objective function
space charge
e learning
total energy
evolutionary algorithm
data leakage prevention
database
sleep stage
geometric interpretation
wireless sensor networks
real world
real time