Login / Signup

An analytical model for hot carrier degradation in nanoscale CMOS suitable for the simulation of degradation in analog IC applications.

Elie MaricauPieter De WitGeorges G. E. Gielen
Published in: Microelectron. Reliab. (2008)
Keyphrases
  • analytical model
  • simulation model
  • analog vlsi
  • analytical models
  • integrated circuit
  • low cost
  • signal processing
  • mathematical model
  • power consumption
  • circuit design