Login / Signup
FPGA based parallel architecture implementation of Stacked Error Diffusion algorithm.
Rishvanth Kora Venugopal
J. Robert Heath
Daniel L. Lau
Published in:
SASP (2011)
Keyphrases
</>
parallel architecture
hardware implementation
parallel implementation
np hard
gray scale
computational complexity
efficient implementation
hardware architecture
scheduling problem
image quality
matching algorithm
parallel processing
error diffusion
quantization error