Multi-Level Buffer Block Planning and Buffer Insertion for Large Design Circuits.

Ali Jahanian Morteza Saheb Zamani

Published in: ISVLSI (2006)

Keyphrases

design process
ai planning
digital circuits
high level synthesis
high speed
building blocks
heuristic search
computer aided
buffer overflow