Source-level debugging for FPGA high-level synthesis.

Nazanin Calagar Stephen Dean Brown Jason Helge Anderson

Published in: FPL (2014)

Keyphrases

high level synthesis
parallel architecture
low cost
hardware implementation
real time
image segmentation
high speed
data management
data processing