A pipelined array architecture for Euclidean distance transformation and its FPGA implementation.

Published in: Microprocess. Microsystems (2005)

Keyphrases

fpga implementation
hardware implementation
linear array
euclidean distance transformation
parallel architecture
image processing algorithms
field programmable gate array
irregular isothetic grids
d objects
edge detection
gray scale
binary images
transfer function
morphological processing