Combinational equivalence checking for threshold logic circuits.

Tejaswi Gowda Sarma B. K. Vrudhula Goran Konjevod

Published in: ACM Great Lakes Symposium on VLSI (2007)

Keyphrases

logic circuits
low power
tunnel diode
functional decomposition
high speed
gate array
logic synthesis
low cost
power consumption
message passing