An input controlled leakage restrainer transistor-based technique for leakage and short-circuit power reduction of 1-bit hybrid full adders.
Mohammad Moradinezhad MaryanMajid Amini ValashaniSeyed Javad AzhariPublished in: Int. J. Circuit Theory Appl. (2021)