Login / Signup

Analysis of on-chip digital noise coupling path for wireless communication IC test chip.

Satoshi TanakaPeng FanJingyan MaHanae AokiMasahiro YamaguchiMakoto NagataSho Muroga
Published in: EMC Compo (2015)
Keyphrases
  • wireless communication
  • low cost
  • high speed
  • wireless networks
  • wireless sensor networks
  • communication networks
  • circuit design
  • vlsi implementation
  • phase locked loop
  • network traffic