Login / Signup

Resistive Open Faults Detectability Analysis and Implications for Testing Low Power Nanometric ICs.

Mohamed Tagelsir MohammadatNoohul Basheer Zain AliFawnizu Azmadi HussinMark Zwolinski
Published in: IEEE Trans. Very Large Scale Integr. Syst. (2015)
Keyphrases
  • low power
  • power consumption
  • high speed
  • low cost
  • test cases
  • single chip
  • vlsi circuits