Login / Signup
A 352Gb/s inductive-coupling DRAM/SoC interface using overlapping coils with phase division multiplexing and ultra-thin fan-out wafer level package.
Abdul Raziz Junaidi
Yasuhiro Take
Tadahiro Kuroda
Published in:
VLSIC (2014)
Keyphrases
</>
high speed
higher level
machine learning
database
website
user interface
training phase
massively parallel
real time
search engine
open source
magnetic field
high density
phase information
friendly interface