Login / Signup
Clocked semi-floating-gate ultra low-voltage current mirror.
Yngvar Berg
Omid Mirmotahari
Snorre Aunet
Published in:
ICECS (2008)
Keyphrases
</>
low voltage
power line
design considerations
cmos technology
high speed
response time
low cost
power management