Login / Signup
Effects of Misaligned Gate Lapping Over the Channel on Performances of Ultra-Thin Vertical-Pillar MOSFET.
Soomin Kim
Seongjae Cho
Published in:
ICEIC (2024)
Keyphrases
</>
field effect transistors
multiple input
high speed
high density
steady state
data mining
multi channel
machine learning
genetic algorithm
artificial intelligence
low cost