A Single-Electron-Transistor Logic Gate Family and Its Application - Part II: Design and Simulation of a 7-3 Parallel Counter with Linear Summation and Multiple-Valued Latch Functions.
Hiroshi InokawaYasuo TakahashiKatsuhiko DegawaTakafumi AokiTatsuo HiguchiPublished in: ISMVL (2004)