• search
    search
  • reviewers
    reviewers
  • feeds
    feeds
  • assignments
    assignments
  • settings
  • logout

A resource-efficient network interface supporting low latency reconfiguration of virtual circuits in time-division multiplexing networks-on-chip.

Rasmus Bo SørensenLuca PezzarossaMartin SchoeberlJens Sparsø
Published in: J. Syst. Archit. (2017)
Keyphrases