Login / Signup
An approach to verify a large scale system-on-a-chip using symbolic model checking.
Koichiro Takayama
Taizo Satoh
Tsuneo Nakata
Fumiyasu Hirose
Published in:
ICCD (1998)
Keyphrases
</>
symbolic model checking
model checking
partial observability
formal verification
conformant planning
symbolic representation
deterministic domains
binary decision diagrams
model checker
reinforcement learning
description language
formal analysis