Login / Signup

Safe clocking for the setup and hold timing constraints in datapath synthesis.

Keisuke InoueMineo KanekoTsuyoshi Iwagaki
Published in: ACM Great Lakes Symposium on VLSI (2009)
Keyphrases