Login / Signup
In-placement clock-tree aware multi-bit flip-flop generation for power optimization.
Chih-Cheng Hsu
Yu-Chuan Chen
Mark Po-Hung Lin
Published in:
ICCAD (2013)
Keyphrases
</>
power consumption
flip flops
power dissipation
optimal placement
optimization algorithm
duty cycle
low power
high speed
optimization problems
tree structure
cmos technology
video sequences
hash table
successive approximation