Login / Signup
Instruction encoding synthesis for architecture exploration using hierarchical processor models.
Achim Nohl
Volker Greive
Gunnar Braun
Andreas Hoffmann
Rainer Leupers
Oliver Schliebusch
Heinrich Meyr
Published in:
DAC (2003)
Keyphrases
</>
high speed
instruction set
prior knowledge
management system
parallel processing
real time
neural network
complex systems
statistical models
software architecture
instructional design
processing units
hierarchical model
hierarchical models
architectural models