Login / Signup

Evaluation of Delay Fault Testability of LUT Functions for Improved Efficiency of FPGA Testing.

Andrzej Krasniewski
Published in: DSD (2001)
Keyphrases
  • fault detection
  • evaluation method
  • software testing
  • hardware design
  • fault model
  • neural network
  • expert systems
  • low cost