C
search
search
reviewers
reviewers
feeds
feeds
assignments
assignments
settings
logout
A state recovery design against single-event transient in high-speed phase interpolation clock and data recovery circuit.
Jia-wei Tan
Yang Guo
Jianjun Chen
Hengzhou Yuan
Xi Chen
Published in:
ASICON (2017)
Keyphrases
</>
high speed
data sets
database
raw data
original data
data collection
data acquisition
synthetic data
data analysis
statistical analysis
knowledge discovery
circuit design
data structure
high quality
training data
real time
digital circuits
sensor data
input data
data points