Login / Signup

A state recovery design against single-event transient in high-speed phase interpolation clock and data recovery circuit.

Jia-wei TanYang GuoJianjun ChenHengzhou YuanXi Chen
Published in: ASICON (2017)
Keyphrases