Login / Signup
Scan Latch Design for Delay Test.
Jacob Savir
Published in:
ITC (1997)
Keyphrases
</>
high speed
low power
power dissipation
real time
design process
engineering design
design space
case study
digital signal processing
neural network
knowledge base
software engineering
binary images
test data
software architecture
design principles