Instruction buffering to reduce power in processors for signal processing.
Raminder Singh BajwaMitsuru HirakiHirotsugu KojimaDouglas J. GornyKen-ichi NittaAvadhani ShridharKoichi SekiKatsuro SasakiPublished in: IEEE Trans. Very Large Scale Integr. Syst. (1997)