Login / Signup

Petri net modeling of gate and interconnect delays for power estimation.

Ashok K. MurugavelN. Ranganathan
Published in: IEEE Trans. Very Large Scale Integr. Syst. (2003)
Keyphrases