A synchronized variable frequency clock scheme in chip multiprocessors.

Qifei Fan Ge Zhang Weiwu Hu

Published in: ISCAS (2008)

Keyphrases

high speed
parallel architecture
low cost
clock frequency
duty cycle
detection scheme
vlsi implementation
multithreading
analog vlsi
real time
image processing
high density
physical design
operating system
power consumption