Performance optimization of pipelined logic circuits using peripheral retiming and resynthesis.
Sharad MalikKanwar Jit SinghRobert K. BraytonAlberto L. Sangiovanni-VincentelliPublished in: IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. (1993)